Abstract-The National Institute of Standards and Technology (NIST) has recently reported the first application of a quantum ac Josephson voltage standard for the calibration of thermal transfer standards in the 1-to 10-kHz frequency range. This paper describes preliminary work on extending its frequency calibration range up to 100 kHz by correcting the systematic errors due to voltage leads. A ground loop created by the dc blocks, which is a previously unaccounted source of high-frequency systematic error, has been identified, and its effects are partially mitigated.
I. INTRODUCTION

D
URING THE last 12 years, the quantum-based pulsedriven ac Josephson voltage standard (ACJVS) has progressed from a concept to a calibration instrument [1] , [2] . The operating principle of such a standard was described in detail in a series of papers [1] - [6] . A very substantial progress has recently been achieved by identifying and reducing the systematic errors, extending the voltage operating range to 300 mV, and extending the frequency range to 100 kHz [6] .
The standard ac voltage is produced by either one or two arrays of Josephson junctions, excited by a synchronized combination of a 15-GHz sine wave and a two-level digital bit stream, clocked at 10 GHz. In response to the bipolar drive signal, a properly excited and biased array ("on margins") generates a bipolar output pulse train, in which the area of each pulse is determined with quantum accuracy. The spectrum of the output pulse train contains low-frequency component(s), such as a pure sine wave or a spectrum of an arbitrarily shaped time waveform that has been converted to a digital binary representation using a delta-sigma modulator algorithm.
The voltage is exactly calculable from the knowledge of the modulating code, the pulse frequency, and the number of Josephson junctions in the array. The voltage appearing at the input of a device under test (DUT) differs from this calculable value by the systematic errors introduced by connections between the junctions and between the arrays and the DUT. The former errors, which are due to the inductance of superconductive connections between junctions, were investigated in [6] . In the following, we present preliminary investigations of systematic errors due to signals on the voltage leads between the array and the DUT. These frequency-dependent errors can be neglected at 10 kHz and below [2] but must be taken into consideration at higher frequencies.
II. EXPERIMENTAL TEST SYSTEM
A. Test System
The simplified diagram of the experimental setup, which emphasizes the connection details that are significant for the following discussion, is shown in Fig. 1 . The source of the quantized ac voltage was a chip that contains two independent 0018-9456/$25.00 © 2008 IEEE Josephson arrays of 5120 junctions, i.e., "left" and "right," located inside a liquid helium Dewar. Each array could generate a maximum low-frequency RMS ac voltage of 110 mV. Both arrays are independently energized by three voltage sources, i.e., a 10-GHz digital code generator (DCG), a 15-GHz sinusoidal continuous-wave generator (CWG), and a lowfrequency ac bias current generator [arbitrary waveform generator (AWG)]. The outputs of the two DCGs are mutually inverted, and the arrays generate sine waves with a 180
• phase shift. All of the six generators are synchronized to a reference 10-MHz clock. The bipolar exciting pulses are produced by combining the 10-GHz impulse train with a 15-GHz continuous wave (CW) in a 6-dB stripline directional coupler. The proper timing between these two signals is achieved by shifting the phase of the CW using a manually adjusted broadband phase shifter (not shown on the schematic). The output signal of the phase shifter is amplified by a power amplifier (not shown) and applied to the coupler, which was directly mounted on top of a cryoprobe head. The outer conductors of both couplers are connected and grounded through the cryoprobe and the Dewar. The semi-rigid coaxial lines that are supplying highfrequency pulses to the arrays are isolated from the couplers by inner/outer dc blocks (DCBs). Two separate twisted-pair lines (TPLs) made of copper wire connect each array to lowfrequency terminals at the top head of the cryoprobe. One pair supplies an array with the input bias current, and the second pair transmits the quantized ac voltage to the room temperature outputs of the left and right arrays, respectively, VL and VR. The current and voltage leads are not directly connected to the array terminals but through four, one in each lead, on-chip inductive low-pass filters [7] . These filters (not shown) attenuate the high-frequency harmonics, inherent to the principle of operation of the quantum standard. The bias currents are generated by AWGs, followed by battery-operated floating variable-gain transconductance amplifiers (not shown).
The outputs of the two arrays can be connected in series, doubling the RMS output voltage to 220 mV (output voltage VLR in Fig. 1 ). The calibrated DUT was a commercial amplifier-aided ac-dc thermal transfer standard (TTS). Its input was connected to the output of the cryoprobe through a coaxial RG-58 cable. The total length of the cable, which was partially wound on a magnetic core to form a current equalizer (coaxer), was 1.68 m.
B. Voltage Lead Parameters
The two output voltage TPLs (with an approximate length of 1.30 m) were not identical, probably due to an unequal twisting. Their average parallel capacitance and series inductance that were measured at 20 kHz were 141 pF and 0.63 μH. The average series resistance of the TPL when the array was immersed in liquid helium was 0.37 Ω, which was less than half of its room-temperature resistance. The catalog equivalent parameters of an RG-58 coaxial cable are 101 pF/m, 0.25 μH/m, and 0.049 Ω/m. The coaxial cable parameters can be considered as frequency independent in the tests discussed in this paper. Variations from the assumed catalog values (up to ±10%) were taken into account in the uncertainty budget. Fig. 2 . Calculated frequency spectrum of a digital code for a 100-kHz delta-sigma-modulated sinusoidal waveform that is 89% full scale. fs denotes the sampling frequency, frep denotes the pattern repetition frequency, M denotes the pattern memory size, f = nfs/M denotes the signal frequency, and n denotes the number of periods in a pattern. 
III. RESULTS OF SIMULATIONS AND TESTS
A. Output Spectrum
The calculable sinusoidal waveform generated at the output of a pulse-driven Josephson array is accompanied by highfrequency digitization harmonics. As an example, Fig. 2 shows a calculated spectrum of a delta-sigma-modulated two-level bit stream. The high-frequency harmonics have to be filtered out to ensure that they do not contribute to the low-frequency RMS signal. Fortunately, this task is straightforward because the digitization noise spectrum is far above (100 MHz) the useful signal band. The intrinsic low-pass filters, including the previously mentioned on-chip filters and filters created by the reactances of the voltage leads, loaded by the TTS, significantly attenuate the digitization harmonics. Fig. 3 shows an example of a spectrum observed at the RMS output of a single array (output VL), generating a 100-mV sinusoidal voltage at 100 kHz. At frequencies below 500 MHz, no digitization harmonics greater than −55 dBm were observed. The instrument used was a commercial network/spectrum analyzer connected in parallel to the TTS.
The sensitivity of the calibrated TTS also decreases with frequency and was evaluated by applying a high-frequency test signal from a calibrated generator to the input and measuring the dc output signal. The results for the three instruments, manufactured at different times, are shown in Fig. 4 . The TTS frequency response above 1 MHz approximately corresponds to a first-order low-pass filter with a 10-MHz −3-dB corner frequency, which further reduces the requirement for digitization harmonic filtering.
The presence of a low-pass filter at the input of the transfer standard improves the repeatability of the ac-dc transfer measurements by reducing the digitization harmonic noise signal. For this reason, previously, the most accurate measurements below 10 kHz were conducted with an additional LC filter, which is usually a three-pole Butterworth type, with a 3-MHz cutoff frequency [1] , [4] . However, in the tests of frequencies up to 100 kHz discussed in this paper, we decided to minimize the attenuation of the signal from any additional filtering. Therefore, in the tests reported here, we used either no filter between the ACJVS and the TTS or just a simple first-order RC filter (−3 dB at 15 MHz), as shown in Fig. 5 by the broken line. The signal attenuation by a divider formed by a series resistance (50 Ω) of the RC filter and the frequency-dependent input resistance of the TTS was less than 25 μV/V at 100 kHz.
B. Lead Modeling and SPICE Simulations
The voltage drops on the voltage leads loaded by a TTS were evaluated by using SPICE 1 simulations and the TPL and the coaxial line parameters given in Section II. The model used is 1 Commercial software is identified in this paper only to adequately specify the experimental procedure. Such identification does not imply recommendation or endorsement by the National Institute of Standards and Technology, nor does it imply that the equipment identified is necessarily the best available for the purpose. shown in Fig. 5 . The total internal reactance of the JJ array L JJ was experimentally determined from two measurements, subtracting the measured inductance of the shorted TPL from the inductance of the TPL connected to a superconducting chip. The average value for the right and left arrays was 0.125 μH. The TPLs and the coaxial cable were modeled by five lumpedelement T-sections of the R−L−C−L−R type. The TTS was modeled as a parallel RC circuit. Its parameters were experimentally determined. The TTS input resistance is frequency dependent; for the tested TTS, it changed from 8.5 MΩ at 2.5 kHz to 2.1 MΩ at 100 kHz.
The results of the simulations are shown in Fig. 6 . A curve marked "single array, TPL only" shows the calculated relative voltage rise over the theoretical array-generated voltage at the output of TPL, VL or VR, and solely loaded by the TTS. The TTS input reference plane is thus directly situated at the cryoprobe head. This calculated voltage rise varied from 0 μV/V at 10 kHz to 39 μV/V at 100 kHz. The remaining curves present the results obtained with the additional coaxial cable between the cryoprobe output and the TTS input, with or without a 15-MHz RC filter in between them. The last curve shows the voltage rise on the leads of two arrays connected in series at the output marked VLR.
The validity of the simulations was experimentally verified. Several TPLs were assembled, replicating TPL in the cryoprobe, and the voltage rises on such lines loaded by the TTS, TTS, and coaxial cable with and without a filter were measured. For example, for the TPL only, at 100 kHz, the measured voltage rise varied from 23 to 29 μV/V, depending on the residual parameters of the line. In the simulations, the on-chip inductance was taken into account (not present in the measurements). This explains why the measured values are somewhat lower than obtained by simulation. Fig. 7 shows the frequency characteristic of the ac-dc transfer difference of a TTS at 100 mV using the single array as a reference at either output VL or VR. The characteristic was determined in two steps, i.e., an ac-dc difference at 2.5 kHz and an ac-ac difference at higher frequencies. The SPICE-calculated lead voltage rise was used as a correction, i.e., it was assumed that the ac voltage at the input of the TTS was equal to the theoretical ac voltage generated by an array augmented by the calculated lead voltage rise. The measurements were repeated twice, with and without an RC filter. This TTS was previously calibrated at the National Research Council of Canada using a thermal voltage converter (TVC), with the results shown on the graph as a third set of points.
C. AC-DC Transfer Difference Calibrations of TTS
At 2.5 kHz, the standard uncertainty of the ac-dc transfer calibrations using the ACJVS was derived in [2] . For higher frequencies, the influence of the following error sources was additionally taken into account: test repeatability, residual systematic errors due to the intrinsic array inductance [6] , and lead voltage correction.
At 2.5 kHz, the expanded calibration uncertainty using ACJVS is 2 μV/V, which is lower than the best National Research Council (NRC) calibration uncertainty (i.e., 5 μV/V). At 100 kHz, the situation is reversed, i.e., the TVC-based calibration uncertainty (7 μV/V) is lower than the ACJVS-based calibration uncertainty (20 μV/V). However, above 20 kHz, the ACJVS lead correction uncertainty dominates the uncertainty budget, which can significantly be decreased by careful measurements and stabilization of the lead parameters.
Comparison of the two methods of TTS calibration using either the ACJVS or a TVC as a standard shows a very good agreement. At higher frequencies, this agreement improves when a low-pass filter is used at the ACJVS output. This indicates that the influence of the residual digitization harmonics should be included in the uncertainty budget.
D. Ground-Loop Systematic Error
When the two arrays are connected in series, to double the RMS voltage to 200 mV, the length of the voltage leads also doubles (as in Fig. 1) , and the systematic lead error increases. The calculations show that at 100 kHz it increases from 94 μV/V for a single array to 147 μV/V for two arrays in series (Fig. 6) . However, when the two arrays were galvanicaly connected at the top of the cryoprobe, creating the series connection, the observed output voltages significantly changed more than expected [8] . The measured error was significantly larger than the expected lead error; in particular, at 100 kHz, the error was up to five times larger. This behavior persisted when the two arrays located on the common substrate of a single chip were replaced by two arrays located on two separate chips.
We traced the source of this interaction between the arrays to a ground loop created by the outer capacitors of the 10-MHz DCBs grounded at the cryoprobe. Fig. 8 shows the circuit model that includes the ground loop consisting of the DCB capacitance C DCB , the outer conductors of the semi-rigid microwave lines, the 50-Ω terminating resistors, and the link between the arrays L link . The loop current creates voltage drops on the residual parameters of the TPLs and inductances of the arrays. Consequently, when the two arrays are connected in series, the equivalent circuit of the voltage leads has to include the aforementioned capacitances of the DCBs, as well as the capacitances from the TPLs to ground C TGN (Fig. 8) . To a large extent, this additional error can accurately be estimated, as shown in Fig. 9 . The plots for a 10-MHz DCB show the combined lead and ground-loop systematic errors experimentally measured and calculated from the equivalent circuit. The TPLs and the coaxial line were modeled as previously.
By experimenting with a different chip, it was possible to significantly decrease this ground-loop error by replacing the 10-MHz DCB with a 500-MHz DCB, which decreases C DCB from 4.5 nF to 60 pF. The calculations for a 500-MHz DCB shown in Fig. 9 indicate that the ground-loop error becomes significantly less than the lead error alone. At 100 kHz, the calculated lead error was 147 μV/V, and the combined leads and ground-loop error was 163 μV/V. Unfortunately, this change simultaneously decreased the array operating margin. For a 200-mV array, the operating margin decreased below the 1 mA required for a reliable operation.
We also used ferrite coaxers to additionally decrease the ground-loop current. This approach was less successful because the present design of the cryoprobe head does not provide much room for the inclusion of large magnetic cores.
IV. CONCLUSION
When ACJVS is used as a calibrator, the voltage appearing at the input reference plane of the DUT differs from the theoretical value because of the systematic errors introduced by connections between the standard and the DUT. We have shown in this paper that these systematic errors could successfully be calculated from the impedance of the voltage leads. We have also identified a new source of calibration error that is due to a ground loop created by the DCBs when the two arrays are connected in series to double the output voltage. Future work will concentrate on the reduction of this ground-loop systematic error.
